High performance quaternary logic designs using GNFETs
The implementations of quaternary circuit schematics are presented in this paper. The quaternary logic is a better choice over the conventional logics because it offers high operating speed, reduced chip area and reduced on-chip interconnects. A new method is presented to design quaternary schematic...
Gardado en:
| Principais autores: | , |
|---|---|
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado: |
Elsevier
2023-09-01
|
| Series: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
| Assuntos: | |
| Acceso en liña: | http://www.sciencedirect.com/science/article/pii/S277267112300092X |
| Tags: |
Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!
|