High performance quaternary logic designs using GNFETs
The implementations of quaternary circuit schematics are presented in this paper. The quaternary logic is a better choice over the conventional logics because it offers high operating speed, reduced chip area and reduced on-chip interconnects. A new method is presented to design quaternary schematic...
Enregistré dans:
| Auteurs principaux: | , |
|---|---|
| Format: | Artigo |
| Langue: | Inglês |
| Publié: |
Elsevier
2023-09-01
|
| Collection: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
| Sujets: | |
| Accès en ligne: | http://www.sciencedirect.com/science/article/pii/S277267112300092X |
| Tags: |
Pas de tags, Soyez le premier à ajouter un tag!
|