High performance quaternary logic designs using GNFETs
The implementations of quaternary circuit schematics are presented in this paper. The quaternary logic is a better choice over the conventional logics because it offers high operating speed, reduced chip area and reduced on-chip interconnects. A new method is presented to design quaternary schematic...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Artigo |
| Sprache: | Inglês |
| Veröffentlicht: |
Elsevier
2023-09-01
|
| Schriftenreihe: | e-Prime: Advances in Electrical Engineering, Electronics and Energy |
| Schlagworte: | |
| Online-Zugang: | http://www.sciencedirect.com/science/article/pii/S277267112300092X |
| Tags: |
Keine Tags, Fügen Sie das erste Tag hinzu!
|