Power efficient and high performance VLSI architecture for AES algorithm
Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high perf...
Gorde:
| Egile Nagusiak: | , |
|---|---|
| Formatua: | Artigo |
| Hizkuntza: | Inglês |
| Argitaratua: |
SpringerOpen
2015-09-01
|
| Saila: | Journal of Electrical Systems and Information Technology |
| Gaiak: | |
| Sarrera elektronikoa: | http://www.sciencedirect.com/science/article/pii/S2314717215000380 |
| Etiketak: |
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|