QR Code

Power efficient and high performance VLSI architecture for AES algorithm

Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and high throughput implementation of AES algorithm using key expansion approach. We minimize the power consumption and critical path delay using the proposed high perf...

Whakaahuatanga katoa

I tiakina i:
Ngā kaituhi matua: K. Kalaiselvi, H. Mangalam
Hōputu: Artigo
Reo:Inglês
I whakaputaina: SpringerOpen 2015-09-01
Rangatū:Journal of Electrical Systems and Information Technology
Ngā marau:
Advanced encryption standard (AES) algorithm
VLSI architecture
Low power
FPGA implementation
Urunga tuihono:http://www.sciencedirect.com/science/article/pii/S2314717215000380
Ngā Tūtohu: Tāpirihia he Tūtohu
Kāore He Tūtohu, Me noho koe te mea tuatahi ki te tūtohu i tēnei pūkete!

Ngā tūemi rite