Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
Abstract This paper proposes an efficient approach to design high‐speed, accurate multipliers. The proposed multiplier design uses the proposed efficient 15:4 counter for the partial product reduction stage. This proposed 15:4 counter is designed using a novel 5:3 counter. The proposed 5:3 counter u...
Na minha lista:
| Principais autores: | , , , , |
|---|---|
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado em: |
Wiley
2021-01-01
|
| coleção: | IET Computers & Digital Techniques |
| Assuntos: | |
| Acesso em linha: | https://doi.org/10.1049/cdt2.12002 |
| Tags: |
Sem tags, seja o primeiro a adicionar uma tag!
|