Efficient design of 15:4 counter using a novel 5:3 counter for high‐speed multiplication
Abstract This paper proposes an efficient approach to design high‐speed, accurate multipliers. The proposed multiplier design uses the proposed efficient 15:4 counter for the partial product reduction stage. This proposed 15:4 counter is designed using a novel 5:3 counter. The proposed 5:3 counter u...
Salvato in:
| Autori principali: | , , , , |
|---|---|
| Natura: | Artigo |
| Lingua: | Inglês |
| Pubblicazione: |
Wiley
2021-01-01
|
| Serie: | IET Computers & Digital Techniques |
| Soggetti: | |
| Accesso online: | https://doi.org/10.1049/cdt2.12002 |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|