Código QR (código de barras bidimensional)

A PARALLEL PIPELINED PACKET SWITCH ARCHITECTURE FOR MESH-CONNECTED MULTIPROCESSORS WITH INDEPENDENTLY ROUTED FLITS

In this paper, a packet switch architecture for mesh-connected multiprocessors based on the use of a set of in-put FIFO buffers and an output register matrix controlled by a novel distributed timing-based scheduling scheme is proposed. Simple static routing is assumed, with each packet split into a...

תיאור מלא

שמור ב:
Principais autores: Jamil Al-Azzeh, Mohammed Agmal, Igor Zotov
פורמט: Artigo
שפה:Inglês
יצא לאור: Scientific Research Support Fund of Jordan (SRSF) and Princess Sumaya University for Technology (PSUT) 2019-08-01
סדרה:Jordanian Journal of Computers and Information Technology
נושאים:
Multiprocessor
Mesh topology
Packet switching
Input-queued switch
FIFO-buffer
Flit
Pipelining
Throughput
גישה מקוונת:http://jjcit.org/Volume%2005,%20Number%2002/8-DOI%2010.5455-jjcit.71-1556375171.pdf
תגים: הוספת תג
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!

פריטים דומים