A PARALLEL PIPELINED PACKET SWITCH ARCHITECTURE FOR MESH-CONNECTED MULTIPROCESSORS WITH INDEPENDENTLY ROUTED FLITS

In this paper, a packet switch architecture for mesh-connected multiprocessors based on the use of a set of in-put FIFO buffers and an output register matrix controlled by a novel distributed timing-based scheduling scheme is proposed. Simple static routing is assumed, with each packet split into a...

Бүрэн тодорхойлолт

Номзүйн дэлгэрэнгүй

Үндсэн зохиолчид:	Jamil Al-Azzeh, Mohammed Agmal, Igor Zotov
Формат:	Artigo
Хэл сонгох:	Inglês
Хэвлэсэн:	Scientific Research Support Fund of Jordan (SRSF) and Princess Sumaya University for Technology (PSUT) 2019-08-01
Цуврал:	Jordanian Journal of Computers and Information Technology
Нөхцлүүд:	Multiprocessor Mesh topology Packet switching Input-queued switch FIFO-buffer Flit Pipelining Throughput
Онлайн хандалт:	http://jjcit.org/Volume%2005,%20Number%2002/8-DOI%2010.5455-jjcit.71-1556375171.pdf
Шошгууд:	Шошго нэмэх Шошго байхгүй, Энэхүү баримтыг шошголох эхний хүн болох!