Delay Insensitive Ternary CMOS Logic for Secure Hardware
As digital circuit design continues to evolve due to progress of semiconductor processes well into the sub 100 nm range, clocked architectures face limitations in a number of cases where clockless asynchronous architectures generate less noise and produce less electro-magnetic interference (EMI). Th...
Gorde:
| Egile Nagusiak: | , , |
|---|---|
| Formatua: | Artigo |
| Hizkuntza: | Inglês |
| Argitaratua: |
MDPI AG
2015-09-01
|
| Saila: | Journal of Low Power Electronics and Applications |
| Gaiak: | |
| Sarrera elektronikoa: | http://www.mdpi.com/2079-9268/5/3/183 |
| Etiketak: |
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|