Email Post: Delay Insensitive Ternary CMOS Logic for Secure Hardware