Cargando...
Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process
The cross-coupled circuit mechanism based dynamic latch comparator is presented in this research. The comparator is designed using differential input stages with regenerative S-R latch to achieve lower offset, lower power, higher speed and higher resolution. In order to decrease circuit complexity,...
Guardado en:
| Autores principales: | , , , , |
|---|---|
| Formato: | Artigo |
| Lenguaje: | Inglês |
| Publicado: |
Public Library of Science
2014
|
| Materias: | |
| Acceso en línea: | https://ncbi.nlm.nih.gov/pmc/articles/PMC4191981/ https://ncbi.nlm.nih.gov/pubmed/25299266 https://ncbi.nlm.nih.govhttp://dx.doi.org/10.1371/journal.pone.0108634 |
| Etiquetas: |
Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!
|