Carregant...
Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process
The cross-coupled circuit mechanism based dynamic latch comparator is presented in this research. The comparator is designed using differential input stages with regenerative S-R latch to achieve lower offset, lower power, higher speed and higher resolution. In order to decrease circuit complexity,...
Guardat en:
| Autors principals: | , , , , |
|---|---|
| Format: | Artigo |
| Idioma: | Inglês |
| Publicat: |
Public Library of Science
2014
|
| Matèries: | |
| Accés en línia: | https://ncbi.nlm.nih.gov/pmc/articles/PMC4191981/ https://ncbi.nlm.nih.gov/pubmed/25299266 https://ncbi.nlm.nih.govhttp://dx.doi.org/10.1371/journal.pone.0108634 |
| Etiquetes: |
Afegir etiqueta
Sense etiquetes, Sigues el primer a etiquetar aquest registre!
|