Email Post: Design of High Speed and Low Offset Dynamic Latch Comparator in 0.18 µm CMOS Process