Circuit Simulation Considering Electrical Coupling in Monolithic 3D Logics with Junctionless FETs
The junctionless field-effect transistor (JLFET) compact model using the model parameters extracted from the LETI-UTSOI (version 2.1) model was proposed to perform circuit simulation considering the electrical coupling between the stacked JLFETs of a monolithic 3D integrated circuit (M3DIC) composed...
Na minha lista:
| Principais autores: | , |
|---|---|
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado em: |
MDPI AG
2020-09-01
|
| coleção: | Micromachines |
| Assuntos: | |
| Acesso em linha: | https://www.mdpi.com/2072-666X/11/10/887 |
| Tags: |
Sem tags, seja o primeiro a adicionar uma tag!
|