Supervised Triple Macrosynchronized Lockstep (STMLS) Architecture for Multicore Processors
In various fields, such as those with high-reliability requirements, there is a growing demand for high-performance microprocessors. Whereas commercial microprocessors offer a good trade-off between cost, size, and performance, they often need to be adapted to meet the reliability demands of safety-...
Saved in:
| Main Authors: | , , , |
|---|---|
| Format: | Artigo |
| Language: | Inglês |
| Published: |
IEEE
2023-01-01
|
| Series: | IEEE Access |
| Subjects: | |
| Online Access: | https://ieeexplore.ieee.org/document/10315116/ |
| Tags: |
No Tags, Be the first to tag this record!
|