AESware: Developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator

As open-source RISC-V cores continue to be released, the development of low-power multicore processors utilizing these cores is invigorating the edge/IoT device market. Nevertheless, comprehensive research on developing low-power multicore processors with integrated security features using existing...

Descrición completa

Detalles Bibliográficos

Principais autores:	Eunjin Choi, Jina Park, Kyuseung Han, Woojoo Lee
Formato:	Artigo
Idioma:	Inglês
Publicado:	Elsevier 2024-12-01
Series:	Engineering Science and Technology, an International Journal
Assuntos:	Edge device AES RISC-V Embedded processor Multi-core processor architecture FPGA prototyping
Acceso en liña:	http://www.sciencedirect.com/science/article/pii/S2215098624002805
Tags:	Engadir etiqueta Sen Etiquetas, Sexa o primeiro en etiquetar este rexistro!