Código QR

Design and Assessment of Hybrid MTJ/CMOS Circuits for In-Memory-Computation

Hybrid magnetic tunnel junction/complementary metal oxide semiconductor (MTJ/CMOS) circuits based on in-memory-computation (IMC) architecture is considered as the next-generation candidate for the digital integrated circuits. However, the energy consumption during the MTJ write process is a matter o...

Descripción completa

Guardado en:
Detalles Bibliográficos
Autores principales: Prashanth Barla, Hemalatha Shivarama, Ganesan Deepa, Ujjwal Ujjwal
Formato: Artigo
Lenguaje:Inglês
Publicado: MDPI AG 2024-01-01
Colección:Journal of Low Power Electronics and Applications
Materias:
Acceso en línea:https://www.mdpi.com/2079-9268/14/1/3
Etiquetas: Agregar Etiqueta
Sin Etiquetas, Sea el primero en etiquetar este registro!