Design and Assessment of Hybrid MTJ/CMOS Circuits for In-Memory-Computation
Hybrid magnetic tunnel junction/complementary metal oxide semiconductor (MTJ/CMOS) circuits based on in-memory-computation (IMC) architecture is considered as the next-generation candidate for the digital integrated circuits. However, the energy consumption during the MTJ write process is a matter o...
Spremljeno u:
| Glavni autori: | , , , |
|---|---|
| Format: | Artigo |
| Jezik: | Inglês |
| Izdano: |
MDPI AG
2024-01-01
|
| Serija: | Journal of Low Power Electronics and Applications |
| Teme: | |
| Online pristup: | https://www.mdpi.com/2079-9268/14/1/3 |
| Oznake: |
Bez oznaka, Budi prvi tko označuje ovaj zapis!
|
