Design and Implementation of a Digital Phase Locked Loop for GPS Synchronization
In this paper, a Digital Phase-Locked Loop (DPLL) for GPS synchronization is designed, implemented and tested. It consists of a Phase Frequency Detector (PFD), an RC Low-Pass Filter (LPF), and a Relaxation Voltage Controlled Oscillator (VCO). The analysis, design, and examination of each block are...
Sábháilte in:
| Príomhchruthaitheoirí: | , , , , |
|---|---|
| Formáid: | Artigo |
| Teanga: | Inglês |
| Foilsithe / Cruthaithe: |
Laboratory of Signals and Systems
2025-03-01
|
| Sraith: | Algerian Journal of Signals and Systems |
| Ábhair: | |
| Rochtain ar líne: | https://ajss.dz/index.php/ajss/article/view/233 |
| Clibeanna: |
Níl clibeanna ann, Bí ar an gcéad duine le clib a chur leis an taifead seo!
|