Design and Implementation of a Digital Phase Locked Loop for GPS Synchronization
In this paper, a Digital Phase-Locked Loop (DPLL) for GPS synchronization is designed, implemented and tested. It consists of a Phase Frequency Detector (PFD), an RC Low-Pass Filter (LPF), and a Relaxation Voltage Controlled Oscillator (VCO). The analysis, design, and examination of each block are...
Kaydedildi:
| Asıl Yazarlar: | , , , , |
|---|---|
| Materyal Türü: | Artigo |
| Dil: | Inglês |
| Baskı/Yayın Bilgisi: |
Laboratory of Signals and Systems
2025-03-01
|
| Seri Bilgileri: | Algerian Journal of Signals and Systems |
| Konular: | |
| Online Erişim: | https://ajss.dz/index.php/ajss/article/view/233 |
| Etiketler: |
Etiket eklenmemiş, İlk siz ekleyin!
|