Dynamic Triple Modular Redundancy in Interleaved Hardware Threads: An Alternative Solution to Lockstep Multi-Cores for Fault-Tolerant Systems

Over the years, significant work has been done on high-integrity systems, such as those found in cars, satellites and aircrafts, to minimize the risk that a logic fault causes a system failure, thus having functional safety as a key requirement. In this study, we employ an innovative approach to har...

Descripción completa

Detalles Bibliográficos

Autores principales:	Marcello Barbirotta, Francesco Menichelli, Abdallah Cheikh, Antonio Mastrandrea, Marco Angioli, Mauro Olivieri
Formato:	Artigo
Lenguaje:	Inglês
Publicado:	IEEE 2024-01-01
Colección:	IEEE Access
Materias:	Circuit faults digital integrated circuits fault detection fault tolerant computing field programmable gate arrays microprocessors
Acceso en línea:	https://ieeexplore.ieee.org/document/10589631/
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!