Загрузка...
SystemVerilog for verification a guide to learning the testbench language features /
Become a SystemVerilog Expert! You can verify complex designs thoroughly and quickly if you start with the right tools. This book teaches you the SystemVerilog constructs for verification with over 300 examples. Learn proven techniques so you can build testbenches that automatically generate stimulu...
Сохранить в:
| Главный автор: | |
|---|---|
| Формат: | Livro |
| Язык: | Inglês |
| Опубликовано: |
Springer US:,
2006
|
| Редактирование: | 1st ed. 2006. |
| Предметы: | |
| Online-ссылка: | https://minerva.ufrj.br/F/?func=direct&doc_number=000894756&local_base=UFR01 |
| Метки: |
Добавить метку
Нет меток, Требуется 1-ая метка записи!
|