載入...
SystemVerilog for verification a guide to learning the testbench language features /
Become a SystemVerilog Expert! You can verify complex designs thoroughly and quickly if you start with the right tools. This book teaches you the SystemVerilog constructs for verification with over 300 examples. Learn proven techniques so you can build testbenches that automatically generate stimulu...
Na minha lista:
| 主要作者: | |
|---|---|
| 格式: | Livro |
| 語言: | Inglês |
| 出版: |
Springer US:,
2006
|
| 版: | 1st ed. 2006. |
| 主題: | |
| 在線閱讀: | https://minerva.ufrj.br/F/?func=direct&doc_number=000894756&local_base=UFR01 |
| 標簽: |
添加標簽
沒有標簽, 成為第一個標記此記錄!
|