BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM

As the demand for transformer applications increases rapidly, technologies to solve memory bottlenecks are attracting attention. One of them is an in-DRAM Processing-In-Memory (PIM) architecture to perform the computation inside DRAM. Major DRAM makers introduce the PIM samples, executing all banks&...

Deskribapen osoa

Xehetasun bibliografikoak

Egile Nagusiak:	Chang Hyun Kim, Won Jun Lee, Yoonah Paik, Seok Young Kim, Seon Wook Kim
Formatua:	Artigo
Hizkuntza:	Inglês
Argitaratua:	IEEE 2023-01-01
Saila:	IEEE Access
Gaiak:	DRAM a memory controller a burst length processing-in-DRAM JEDEC
Sarrera elektronikoa:	https://ieeexplore.ieee.org/document/10198428/
Etiketak:	Etiketa erantsi Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!