BL-PIM: Varying the Burst Length to Realize the All-Bank Performance and Minimize the Multi-Workload Interference for in-DRAM PIM

As the demand for transformer applications increases rapidly, technologies to solve memory bottlenecks are attracting attention. One of them is an in-DRAM Processing-In-Memory (PIM) architecture to perform the computation inside DRAM. Major DRAM makers introduce the PIM samples, executing all banks&...

Descripción completa

Detalles Bibliográficos

Autores principales:	Chang Hyun Kim, Won Jun Lee, Yoonah Paik, Seok Young Kim, Seon Wook Kim
Formato:	Artigo
Lenguaje:	Inglês
Publicado:	IEEE 2023-01-01
Colección:	IEEE Access
Materias:	DRAM a memory controller a burst length processing-in-DRAM JEDEC
Acceso en línea:	https://ieeexplore.ieee.org/document/10198428/
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!