Simulation Study of Vertically Stacked Lateral Si Nanowires Transistors for 5-nm CMOS Applications
In this paper, we present a simulation study of vertically stacked lateral nanowires transistors (NWTs), which may have applications at 5-nm CMOS technology. Our simulation approach is based on a collection of simulation techniques to capture the complexity in such ultra-scaled devices. Initially, w...
Gorde:
| Egile Nagusiak: | , , , |
|---|---|
| Formatua: | Artigo |
| Hizkuntza: | Inglês |
| Argitaratua: |
IEEE
2017-01-01
|
| Saila: | IEEE Journal of the Electron Devices Society |
| Gaiak: | |
| Sarrera elektronikoa: | https://ieeexplore.ieee.org/document/8046149/ |
| Etiketak: |
Etiketarik gabe, Izan zaitez lehena erregistro honi etiketa jartzen!
|