A Background Jitter Calibration for ADCs Using TDC Phase Information From ADPLL
The phase noise, commonly known as jitter, in Phase-Locked Loops (PLLs) is conventionally perceived as a stochastic process, necessitating a degree of tolerance in downstream circuits such as Analog-to-Digital Converters (ADCs). This paper addresses this issue within the context of a Time-to-Digital...
Na minha lista:
| Principais autores: | , , , , |
|---|---|
| Format: | Artigo |
| Sprog: | Inglês |
| Udgivet: |
IEEE
2024-01-01
|
| Serier: | IEEE Access |
| Fag: | |
| Online adgang: | https://ieeexplore.ieee.org/document/10759641/ |
| Tags: |
Ingen Tags, Vær først til at tagge denne postø!
|
