High-Level Synthesis of In-Circuit Assertions for Verification, Debugging, and Timing Analysis
Despite significant performance and power advantages compared to microprocessors, widespread usage of FPGAs has been limited by increased design complexity. High-level synthesis (HLS) tools have reduced design complexity but provide limited support for verification, debugging, and timing analysis. S...
保存先:
| 主要な著者: | , , |
|---|---|
| フォーマット: | Artigo |
| 言語: | Inglês |
| 出版事項: |
Wiley
2011-01-01
|
| シリーズ: | International Journal of Reconfigurable Computing |
| オンライン･アクセス: | http://dx.doi.org/10.1155/2011/406857 |
| タグ: |
タグなし, このレコードへの初めてのタグを付けませんか!
|