A simulated fabrication and characterization of a 65 nm floating-gate MOS transistor☆
The aim of this study was to virtual fabricate and characterize a Floating-gate MOS transistor of the 65 nm process. The fabrication process was designed and characterized using the TCAD Silvaco tools. In our work, a detailed flow and the parameters are proposed to virtual fabricate the complete Flo...
שמור ב:
| Principais autores: | , , |
|---|---|
| פורמט: | Artigo |
| שפה: | Inglês |
| יצא לאור: |
Elsevier
2023-04-01
|
| סדרה: | Ain Shams Engineering Journal |
| נושאים: | |
| גישה מקוונת: | http://www.sciencedirect.com/science/article/pii/S2090447922002283 |
| תגים: |
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!
|
