Design and optimization of a quaternary booth multiplier in quaternary logic using carbon nanotube transistors
Abstract Employing the Booth algorithm to generate partial products and utilizing the Wallace tree method for compressing these products significantly enhance the speed of multipliers. Adopting quaternary logic can effectively reduce the number of operand and multiplier bits by half compared to bina...
Αποθηκεύτηκε σε:
| Κύριοι συγγραφείς: | , |
|---|---|
| Μορφή: | Artigo |
| Γλώσσα: | Inglês |
| Έκδοση: |
Nature Portfolio
2025-10-01
|
| Σειρά: | Scientific Reports |
| Θέματα: | |
| Διαθέσιμο Online: | https://doi.org/10.1038/s41598-025-19704-1 |
| Ετικέτες: |
Δεν υπάρχουν, Καταχωρήστε ετικέτα πρώτοι!
|