A 8.9 to 10-GHz −97.86-dBc Reference Spur Pulser-Free Continuous Charge Pump Sub-Sampling PLL With Fine-Tunable Dead-Zone Generator in 65-nm CMOS Process

A sub-sampling PLL (SSPLL) with a pulser-free continuous charge pump (CCP) and a bootstrap sampling front-end has been developed and the reference spurs can be significantly suppressed by eliminating cyclic high impedance charge pump operation. A counter-based frequency-locked loop with a fine-tunab...

Повний опис

Збережено в:

Бібліографічні деталі
Автори:	Sangwon Kim, Kihoon Kwon, Minseo Park, Jinhyuk Ahn, Junseo Kim, Joonho Gil, Chulhyun Park, Yunseong Eo, Ramesh Harjani, Taehyoun Oh
Формат:	Artigo
Мова:	Inglês
Опубліковано:	IEEE 2025-01-01
Серія:	IEEE Access
Предмети:	Complementary metal-oxide-semiconductor (CMOS) continuous charge pump (CCP) dead zones (DZ) digital-to-time converter (DTC) frequency-locked loop (FLL) jitter
Онлайн доступ:	https://ieeexplore.ieee.org/document/11275669/
Теги:	Додати тег Немає тегів, Будьте першим, хто поставить тег для цього запису!

A 8.9 to 10-GHz &#x2212;97.86-dBc Reference Spur Pulser-Free Continuous Charge Pump Sub-Sampling PLL With Fine-Tunable Dead-Zone Generator in 65-nm CMOS Process

Схожі ресурси

A 8.9 to 10-GHz −97.86-dBc Reference Spur Pulser-Free Continuous Charge Pump Sub-Sampling PLL With Fine-Tunable Dead-Zone Generator in 65-nm CMOS Process