A Low Cost VLSI Architecture for Spike Sorting Based on Feature Extraction with Peak Search
The goal of this paper is to present a novel VLSI architecture for spike sorting with high classification accuracy, low area costs and low power consumption. A novel feature extraction algorithm with low computational complexities is proposed for the design of the architecture. In the feature extrac...
Wedi'i Gadw mewn:
| Prif Awduron: | , , |
|---|---|
| Fformat: | Artigo |
| Iaith: | Inglês |
| Cyhoeddwyd: |
MDPI AG
2016-12-01
|
| Cyfres: | Sensors |
| Pynciau: | |
| Mynediad Ar-lein: | http://www.mdpi.com/1424-8220/16/12/2084 |
| Tagiau: |
Dim Tagiau, Byddwch y cyntaf i dagio'r cofnod hwn!
|