Semi-formal specifications and formal verification improving the digital design: some statistics
In this work, an improvement of the traditional digital design methodology is proposed. The major change is the use of a semiformal specification for the code implementation, the use of a verification tool and the establishment of properties for the formal verification of Finite State Machines (FSM)...
שמור ב:
| הוצא לאור ב: | Journal of Applied Research and Technology |
|---|---|
| Principais autores: | , , |
| פורמט: | Artigo |
| שפה: | Inglês |
| יצא לאור: |
Universidad Nacional Autónoma de México
2009
|
| נושאים: | |
| גישה מקוונת: | https://www.redalyc.org/articulo.oa?id=47413026002 |
| תגים: |
אין תגיות, היה/י הראשונ/ה לתייג את הרשומה!
|