Semi-formal specifications and formal verification improving the digital design: some statistics
In this work, an improvement of the traditional digital design methodology is proposed. The major change is the use of a semiformal specification for the code implementation, the use of a verification tool and the establishment of properties for the formal verification of Finite State Machines (FSM)...
Enregistré dans:
| Publié dans: | Journal of Applied Research and Technology |
|---|---|
| Auteurs principaux: | , , |
| Format: | Artigo |
| Langue: | Inglês |
| Publié: |
Universidad Nacional Autónoma de México
2009
|
| Sujets: | |
| Accès en ligne: | https://www.redalyc.org/articulo.oa?id=47413026002 |
| Tags: |
Pas de tags, Soyez le premier à ajouter un tag!
|