An Ultrafast Active Quenching Active Reset Circuit with 50% SPAD Afterpulsing Reduction in a 28 nm FD-SOI CMOS Technology Using Body Biasing Technique

Podobne knjige/članki

• Design and Characterization of an Asynchronous Fixed Priority Tree Arbiter for SPAD Array Readout
  od: Aguénounon, Enagnon, et al.
  Izdano: (2021)
• Analysis and design of 7T sense amplifiers in 28 nm FD-SOI CMOS process /
  od: Carvalho, Estêvão Fernandes de Lima, et al.
  Izdano: (2019.)
• Study and development of low power consumption SRAMs on 28 nm FD-SOI CMOS process
  od: Olivera Mederos, Luis Fabián
  Izdano: (2017-09)
• Study and development of low power consumption SRAMs on 28 nm FD-SOI CMOS process /
  od: Olivera Mederos, Luis Fabián, et al.
  Izdano: (2017.)
• Sub-nanosecond Gating of Large CMOS Imagers
  od: Octavian Maciu, et al.
  Izdano: (2015-10-01)