Wird geladen...
ECC Memory for Fault Tolerant RISC-V Processors
Numerous processor cores based on the popular RISC-V Instruction Set Architecture have been developed in the past few years and are freely available. The same applies for RISC-V ecosystems that allow to implement System-on-Chips with RISC-V processors on ASICs or FPGAs. However, so far only very lit...
Gespeichert in:
| Veröffentlicht in: | Architecture of Computing Systems – ARCS 2020 |
|---|---|
| Hauptverfasser: | , , , , , |
| Format: | Artigo |
| Sprache: | Inglês |
| Veröffentlicht: |
2020
|
| Schlagworte: | |
| Online Zugang: | https://ncbi.nlm.nih.gov/pmc/articles/PMC7343426/ https://ncbi.nlm.nih.govhttp://dx.doi.org/10.1007/978-3-030-52794-5_4 |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|