Načítá se...
A New FPGA Architecture of FAST and BRIEF Algorithm for On-Board Corner Detection and Matching
Although some researchers have proposed the Field Programmable Gate Array (FPGA) architectures of Feature From Accelerated Segment Test (FAST) and Binary Robust Independent Elementary Features (BRIEF) algorithm, there is no consideration of image data storage in these traditional architectures that...
Uloženo v:
| Vydáno v: | Sensors (Basel) |
|---|---|
| Hlavní autoři: | , , , |
| Médium: | Artigo |
| Jazyk: | Inglês |
| Vydáno: |
MDPI
2018
|
| Témata: | |
| On-line přístup: | https://ncbi.nlm.nih.gov/pmc/articles/PMC5948726/ https://ncbi.nlm.nih.gov/pubmed/29597331 https://ncbi.nlm.nih.govhttp://dx.doi.org/10.3390/s18041014 |
| Tagy: |
Přidat tag
Žádné tagy, Buďte první, kdo otaguje tento záznam!
|