Effect of Geometric Parameters on the Performance of P-Type Junctionless Lateral Gate Transistors

類似資料

• Pinch-off mechanism in double-lateral-gate junctionless transistors fabricated by scanning probe microscope based lithography
  著者:: Larki, Farhad, 等
  出版事項: (2012)
• Electrical property comparison and charge transmission in p-type double gate and single gate junctionless accumulation transistor fabricated by AFM nanolithography
  著者:: Dehzangi, Arash, 等
  出版事項: (2012)
• Gate Length Variation Effect on Performance of Gate-First Self-Aligned In(0.53)Ga(0.47)As MOSFET
  著者:: Mohd Razip Wee, Mohd F., 等
  出版事項: (2013)
• Impact of Parameter Variation in Fabrication of Nanostructure by Atomic Force Microscopy Nanolithography
  著者:: Dehzangi, Arash, 等
  出版事項: (2013)
• Junctionless Dual In-Plane-Gate Thin-Film Transistors with AND Logic Function on Paper Substrates
  著者:: Dou, Wei, 等
  出版事項: (2019)