LDPC Decoder of High Speed Multi-Rate DVB-S2 Based on FPGA
A multi-rate LDPC decoder architecture for DVB-S2 codes based on FPGA is proposed. Through elementary transformation on the parity check matrices of DVB-S2 LDPC codes, a new matrix whose left is a QC sub-matrix and right is Transformation of Staircase lower triangular (TST) sub-matrix is obtained. T...
Gespeichert in:
| Format: | Artigo |
|---|---|
| Sprache: | Chinês |
| Veröffentlicht: |
EDP Sciences
2019-04-01
|
| Schriftenreihe: | Xibei Gongye Daxue Xuebao |
| Schlagworte: | |
| Online-Zugang: | https://www.jnwpu.org/articles/jnwpu/full_html/2019/02/jnwpu2019372p299/jnwpu2019372p299.html |
| Tags: |
Keine Tags, Fügen Sie das erste Tag hinzu!
|