Efficient Erase Operation by GIDL Current for 3D Structure FeFETs With Gate Stack Engineering and Compact Long-Term Retention Model
We have fabricated junctionless N-type silicon-on-insulator (SOI) ferroelectric-HfO<sub>2</sub> field effect transistors (FeFETs) with overlap and underlap structures between gate and drain/source regions to investigate the role of gate-induced-drain-leakage (GIDL) current in erase operation of FeFE...
Furkejuvvon:
| Váldodahkkit: | , , , , , , , , |
|---|---|
| Materiálatiipa: | Artigo |
| Giella: | Inglês |
| Almmustuhtton: |
IEEE
2022-01-01
|
| Ráidu: | IEEE Journal of the Electron Devices Society |
| Fáttát: | |
| Liŋkkat: | https://ieeexplore.ieee.org/document/9677031/ |
| Fáddágilkorat: |
Eai fáddágilkorat, Lasit vuosttaš fáddágilkora!
|
