Mitigation of Insulator Lightning-Induced Voltages by Installing Parallel Low-Voltage Surge Arresters

In this paper, we propose a mitigation method for reducing lightning-induced insulator voltages based on the installation of low-voltage surge arresters aligned parallelly to the insulator. The three-dimensional finite-difference time-domain (FDTD) method is applied to numerically model a real surge...

Descripción completa

Detalles Bibliográficos

Autores principales:	André M. de Morais, Rodrigo M. S. de Oliveira, Marcus V. A. Nunes
Formato:	Artigo
Lenguaje:	Inglês
Publicado:	MDPI AG 2023-01-01
Colección:	Energies
Materias:	lightning discharges parallel surge arresters interaction of magnetic fields mitigation of insulator lightning-induced voltages
Acceso en línea:	https://www.mdpi.com/1996-1073/16/3/1111
Etiquetas:	Agregar Etiqueta Sin Etiquetas, Sea el primero en etiquetar este registro!