QR Code

AHA: Design and Evaluation of Compute-Intensive Hardware Accelerators for AMD-Xilinx Zynq SoCs Using HLS IP Flow

The increasing complexity of algorithms in embedded applications has amplified the demand for high-performance computing. Heterogeneous embedded systems, particularly FPGA-based systems-on-chip (SoCs), enhance execution speed by integrating hardware accelerator intellectual property (IP) cores. Howe...

Description complète

Enregistré dans:
Détails bibliographiques
Auteurs principaux: David Berrazueta-Mena, Byron Navas
Format: Artigo
Langue:Inglês
Publié: MDPI AG 2025-05-01
Collection:Computers
Sujets:
Accès en ligne:https://www.mdpi.com/2073-431X/14/5/189
Tags: Ajouter un tag
Pas de tags, Soyez le premier à ajouter un tag!