Fully Integrated GaN-on-Silicon Power-Rail ESD Clamp Circuit Without Transient Leakage Current During Normal Power-on Operation
When more circuit functions are integrated into a single chip fabricated by the GaN-on-Silicon process, the need for on-chip electrostatic discharge (ESD) protection design becomes crucial to safeguard GaN integrated circuits (ICs). In this work, the power-rail ESD clamp circuit with gate-coupled de...
Na minha lista:
| Principais autores: | , |
|---|---|
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado em: |
IEEE
2024-01-01
|
| Colecção: | IEEE Journal of the Electron Devices Society |
| Assuntos: | |
| Acesso em linha: | https://ieeexplore.ieee.org/document/10681588/ |
| Tags: |
Sem tags, seja o primeiro a adicionar uma tag!
|