VLSI implementation of AES algorithm against differential power attack and differential fault attack
A VLSI implementation of AES algorithm against both differential power attack and differential fault attack was proposed. The main countermeasures employed in this hardware design are masking technique and two-dimensional parity-based concurrent error detection method. And exploits such methods as s...
Gespeichert in:
| Hauptverfasser: | , , |
|---|---|
| Format: | Artigo |
| Sprache: | Chinês |
| Veröffentlicht: |
Editorial Department of Journal on Communications
2010-01-01
|
| Schriftenreihe: | Tongxin xuebao |
| Schlagworte: | |
| Online-Zugang: | http://www.joconline.com.cn/zh/article/74650743/ |
| Tags: |
Keine Tags, Fügen Sie das erste Tag hinzu!
|
