A Reproducible FPGA–ADC Synchronization Architecture for High-Speed Data Acquisition
High-speed data acquisition systems based on field-programmable gate arrays (FPGAs) often face synchronization challenges when interfacing with commercial analog-to-digital converters (ADCs), particularly under constrained hardware routing conditions and vendor-specific clocking assumptions. This wo...
Salvato in:
| Autori principali: | , |
|---|---|
| Natura: | Artigo |
| Lingua: | Inglês |
| Pubblicazione: |
MDPI AG
2026-01-01
|
| Serie: | Data |
| Soggetti: | |
| Accesso online: | https://www.mdpi.com/2306-5729/11/1/23 |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|