A Reproducible FPGA–ADC Synchronization Architecture for High-Speed Data Acquisition

High-speed data acquisition systems based on field-programmable gate arrays (FPGAs) often face synchronization challenges when interfacing with commercial analog-to-digital converters (ADCs), particularly under constrained hardware routing conditions and vendor-specific clocking assumptions. This wo...

Descripció completa

Dades bibliogràfiques

Autors principals:	Van Muoi Ngo, Thanh Dong Nguyen
Format:	Artigo
Idioma:	Inglês
Publicat:	MDPI AG 2026-01-01
Col·lecció:	Data
Matèries:	high-speed data acquisition FPGA-based systems ADC–FPGA synchronization clock–data alignment reproducible hardware pipeline
Accés en línia:	https://www.mdpi.com/2306-5729/11/1/23
Etiquetes:	Afegir etiqueta Sense etiquetes, Sigues el primer a etiquetar aquest registre!