Dual‐Modulated Vertically Stacked Transistors With Fully Laminated Plate‐Type Architecture Featuring Nanoscale Channel Length

ABSTRACT A transistor with fully laminated plate‐type triode electrodes, source, drain and gate offers higher current density than a typical transistor design by allowing a 2D current path. Nanoscale transistors face challenges like off‐state leakage, so we introduce a new design using a laminated p...

Celý popis

Podrobná bibliografie

Hlavní autoři:	Goeun Pyo, Su Jin Heo, Jeonggyun Jang, Hongki Kang, Byeongmoon Lee, Hyuk‐Jun Kwon, Jae Eun Jang
Médium:	Artigo
Jazyk:	Inglês
Vydáno:	Wiley 2026-04-01
Edice:	Advanced Science
Témata:	dual gate transistors dual modulation graphene transistors nanoscale channel length vertically stacked transistors vertical thin film transistors
On-line přístup:	https://doi.org/10.1002/advs.202519410
Tagy:	Přidat tag Žádné tagy, Buďte první, kdo vytvoří štítek k tomuto záznamu!