Hardware Reduction for Lut–Based Mealy FSMs
A method is proposed targeting a decrease in the number of LUTs in circuits of FPGA-based Mealy FSMs. The method improves hardware consumption for Mealy FSMs with the encoding of collections of output variables. The approach is based on constructing a partition for the set of internal states. Each s...
Na minha lista:
| Principais autores: | , , |
|---|---|
| Formato: | Artigo |
| Idioma: | Inglês |
| Publicado em: |
Sciendo
2018-09-01
|
| coleção: | International Journal of Applied Mathematics and Computer Science |
| Assuntos: | |
| Acesso em linha: | https://doi.org/10.2478/amcs-2018-0046 |
| Tags: |
Sem tags, seja o primeiro a adicionar uma tag!
|