Design Techniques for High-Speed Wireline Transmitters
Wireline transmitters operating at tens of gigabits per second pose challenging design issues ranging from limited bandwidths to severe sensitivity to jitter. This paper presents a number of analog and digital circuit techniques that allow data rates as high as 80 Gb/s in 45-nm CMOS technology. A PA...
Salvato in:
| Autore principale: | |
|---|---|
| Natura: | Artigo |
| Lingua: | Inglês |
| Pubblicazione: |
IEEE
2021-01-01
|
| Serie: | IEEE Open Journal of the Solid-State Circuits Society |
| Soggetti: | |
| Accesso online: | https://ieeexplore.ieee.org/document/9536949/ |
| Tags: |
Nessun Tag, puoi essere il primo ad aggiungerne!!
|